Abstract-Retiming, introduced by Leiserson and Saxe, is a powerful transformation of circuits that preserves functionality and improves performance. The ASTRA algorithm proposed an alternative view of retiming using the equivalence between retiming and clock skew optimization and also presented a fast algorithm for minimum period (minperiod) retiming. Since minperiod retiming may significantly increase the number of flip-flops in the circuit, minimum area (minarea) retiming is an important problem. Minarea retiming is a much harder problem than minperiod retiming, and previous techniques were not capable of handling large circuits in a reasonable time. This work defines the relationship between the Leiserson-Saxe and the ASTRA approaches and utilizes it for efficient minarea retiming of large circuits. The new algorithm, Minaret, uses the same basis as the Leiserson-Saxe approach. The underlying philosophy of the ASTRA approach is incorporated to reduce the number of variables and constraints generated in the problem. This allows minarea retiming of circuits with over 56 000 gates in under 15 min.
I. INTRODUCTION

R
ETIMING is a procedure that involves the relocation of flip-flops (FF's) across logic gates to allow the circuit to be operated under a faster clock. The technique was first proposed by Leiserson and Saxe [1] , [2] , where the algorithmic basis of retiming circuits with edge-triggered FF's was described without specifically focusing on implementational aspects. Retiming to achieve the minimum clock period is termed minperiod retiming, while retiming to minimize the number of memory elements for a given target clock period is called minarea retiming. Several papers have been published since then, primarily dealing with algorithmic issues and extending the Leiserson-Saxe method to handle variations of the original Leiserson-Saxe problem (for example, retiming level-clocked circuits [3] , improving the delay model [4] , and retiming with equivalent initial states [5] etc.).
It was only recently that practical algorithms for handling large VLSI circuits were introduced [6] - [8] . Of these only [6] targets minarea retiming and was able to retime a 7882-gate circuit in 38 h. In this work, our target is to be able to perform Manuscript received February 11, 1997 . This work was supported in part by the National Science Foundation Award MIP-9502556, a Lucent Technologies DAC Graduate Scholarship, and an Iowa State University Computation Center Grant.
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constrained minarea retiming on circuits with tens of thousands of gates in under an hour. The ASTRA algorithm [7] displayed a different view of retiming by using an equivalence between clock skew and retiming. This algorithm was applied to the minperiod retiming problem but not to minarea retiming. For digital design the only interesting objective function is that of constrained minimum area retiming [6] . However, the high computational expense of this optimization has limited its use. In this work, we approach the problem of constrained minarea retiming for circuits with edge-triggered FF's through an amalgamation of the Leiserson-Saxe approach and the AS-TRA approach. By utilizing the merits of both approaches we develop an efficient algorithm for constrained minarea retiming which is also capable of handling very large circuits. The basic idea of the approach is to use the ASTRA approach to find tight bounds on the retiming variables. These bounds help us reduce both the number of variables and the number of constraints in the problem without any loss in accuracy. By spending a small amount of additional CPU time on the ASTRA runs, this method leads to significant reductions in the total execution time of the minarea retiming problem. The reduction in the problem size also reduces the memory requirements, thus enabling retiming of large circuits. Experimental results are shown on large circuits (up to 56 000 gates), and it is seen that they can be solved in very reasonable amount of time (under 15 min). As in most of the references on retiming listed above, this paper assumes the circuit to be composed of gates with fixed delays.
The paper is organized as follows. In Section II, the outlines of the ASTRA and the Leiserson-Saxe approaches are presented. In Section III, we show the relationship between these two, and utilize it to efficiently solve the minarea retiming problem. Section IV presents retiming under a more accurate area model. Section V describes our minarea retiming algorithm. Experimental results are presented in Section VI, followed by concluding remarks in Section VII.
II. BACKGROUND
For completeness, we first describe the ASTRA method and the Leiserson-Saxe approach for minimum area retiming. These approaches will be combined to form "Minaret," an efficient minimum area retiming algorithm.
A. The Relationship Between Clock Skew and Retiming
In a sequential VLSI circuit, due to differences in interconnect delays on the clock distribution network, clock signals do not arrive at all of the FF's at the same time. Thus, there is a skew between the clock arrival times at different FF's. In a single-phase clocked circuit, in the case where there is no clock skew, the designer must ensure that each input-output path of a combinational circuit block has a delay that is less than the clock period. In the presence of skew, however, the relation grows more complex as one must compensate for this effect in ensuring that the combinational blocks meet the timing requirements.
The basis of the ASTRA approach is the equivalence between clock skew and retiming, as illustrated by the following example. Let us first consider the use of intentional clock skews for improving the circuit performance. In Fig. 1 , assume the delays of the inverters to be 1.0 unit each. The combinational blocks CC 1 and CC 2 have delays of 3.0 and 1.0 units, respectively, and therefore, the fastest allowable clock has a period of 3.0 units. However, if a skew of 1.0 unit is applied to the clock line to FF B, the circuit can run with a clock period of 2.0 units. This approach was formalized in the work by Fishburn [9] , where the clock skew optimization problem was formulated as a linear program (LP) that may be solved to find the optimal clock period.
However, it is easy to see that for the given circuit, the period can also be minimized to 2.0 units by retiming, i.e., by relocating the FF B to the left across the inverter I3. This results in the combinational circuit blocks CC 1 and CC 2 having delays of 2.0 units each as seen in Fig. 2 .
This leads us to conclude that in each case, one unit of time is borrowed by CC 1 from CC 2 ; the manner in which cycleborrowing occurs may either be by the vehicle of clock skew or via retiming.
1) Outline of the ASTRA Algorithm: The details of the AS-TRA algorithm are provided in [7] ; a brief description is presented here for completeness. The relationship between skew and retiming motivates the following two-phase solution to the retiming problem.
Phase A: The clock skew optimization problem is solved to find the optimal value of the skew at each FF, with the objective of minimizing the clock period, or to satisfy a given (feasible) clock period. This involves the (possibly repeated) application of the Bellman-Ford algorithm [10] on a constraint graph. Phase B: The skew solution is translated to retiming and some FF's are relocated across gates in an attempt to set the values of all skews to be as close to zero as possible. An attempt is made to move each positive skew FF opposite to the direction of signal propagation, and each negative skew FF in the direction of signal propagation to reduce the magnitude of its skew. A formal rationalization is provided in [7] , but the example in Fig. 1 should suffice to explain the intuition. After Phase B, any skews that could not be set exactly to zero are forced to zero. This could cause the clock period to increase from Phase A; however, it wass shown that this increase will be no greater than the maximum gate delay. Note, however, that this is not necessarily suboptimal since the minimum clock period using skews may not be achievable using retiming, since retiming allows cycle-borrowing only in discrete amounts (corresponding to gate delays), while skew is a continuous cycle-borrowing optimization [9] .
B. The Leiserson-Saxe Algorithm for Minimum Area Retiming 1) Notation:
A sequential circuit can be represented by a directed graph , where each vertex corresponds to a combinational gate, and a directed edge represents a connection from the output of gate to the input of gate , through zero or more registers. Each edge has a weight , which is the number of registers between the output of gate and the input of gate . Each vertex has a fixed delay . A special vertex, the host vertex, is introduced in the graph, with edges from the host vertex to all primary inputs of the circuit, and edges from all primary outputs to the host vertex.
A retiming is a labeling of the vertexes , where is the set of integers. The weight of an edge after retiming, denoted by is given by
The retiming label for a vertex represents the number of registers moved from its output toward its inputs. One may define the weight of any path originating at vertex and terminating at vertex (represented as ) as the sum of the weights on the edges on , and its delay as the sum of the delays of the vertexes on . A path with 0 corresponds to a purely combinational path with no registers on it; therefore, the clock period can be calculated as . Another important concept used in the Leiserson-Saxe approach is that of the and matrices that are defined as follows:
The matrices are defined for all pairs of vertexes such that there exists a path that does not include the host vertex. denotes the minimum latency, in clock cycles, for the data flowing from to and gives the maximum delay from to for the minimum latency.
2) The Minarea Retiming Algorithm: Consider the circuits in Fig. 3 (a) and (b). Assuming unit gate delays, the minimum achievable value of the clock period is 4.0 units; each of these two circuits achieves this period, but the latter utilizes more FF's. Thus, it is possible to reduce the number of FF's in a circuit by relocating them. The minarea retiming problem for a target period can be formulated as the following LP: subject to (4) where and represent the fan-in and fan-out set of the gate , respectively.
The significance of the objective function and the constraints is as follows (the reader is referred to [2] for details).
• The objective function represents the number of registers added to the retimed circuit in relation to the original circuit.
• The first constraint ensures that the weight of each edge (i.e., the number of registers between the output of gate and the input of gate ) after retiming is nonnegative. We will refer to these constraints as circuit constraints.
• The second constraint ensures that after retiming, each path whose delay is larger than the clock period has at least one register on it. These constraints, being dependent on the clock period, are often referred to as period constraints. It is pointed out in [2] that the dual of this problem is an instance of a minimum cost network flow problem, and hence can be solved efficiently by solving the dual.
III. REDUCING THE PROBLEM SIZE
A. Background
In practical circuits, it is found that the number of period constraints is phenomenally large. For a circuit with gates the number of period constraint is . However, it is also true that a large fraction of these constraints are redundant as they are implied by some of the other constraints. Any algorithm with pretensions to practicality must use techniques for pruning these redundant constraints. Note that the exactness of the solution is not sacrificed in doing so, since none of the essential constraints are removed. Our approach is to find tight bounds on the variable values, and to use these bounds to avoid generating the redundant constraints. By appropriate application of these bounds, we expect not only to prune the constraint set but also to reduce the number of variables. In this way, we simplify the problem and enable the LP to be solved more efficiently. We are also able to generate this set of reduced constraints efficiently.
B. The Concept of Restricted Mobility
A modification of the procedure used in ASTRA can be used to identify how far FF's may possibly be moved. For the circuit in Fig. 3 to achieve the minimum clock period of 4.0 units, one must move one copy of FF B to the output of gate G4. The possible locations for FF's along the other path to FF C are at the input to gate G8, or at the output of gate G8, or the inputs of gates (G9, G10) or the outputs of gates (G9, G10); no other locations are permissible.
Therefore, it can be seen that the FF's cannot be sent to just any location in the circuit; rather, there is a restricted range of locations into which each FF may be moved, and the mobility of each FF is restricted. This restricted mobility may be used to reduce the search space, and hence the number of constraints.
This range of motion of FF's can be derived from the skews calculated by the Bellman-Ford procedure (which calculates the minimum allowable skew value at each FF) [7] , and the corresponding slacks in the constraint graph.
The idea of this work is that the skew values can be used to reduce the search space for the minarea retiming algorithm using restricted mobility. This is seen to translate to a smaller LP.
We will now show the relation between the Leiserson-Saxe approach and the ASTRA approach, and how a modified version of ASTRA can be used to derive bounds on the variables in the Leiserson-Saxe method. Next, we show how these bounds can be used to prune the number of constraints in minarea Leiserson-Saxe retiming. Finally, we present an example to illustrate the method.
C. Deriving Bounds for the Variables
The concept of restricted mobility is related to the "nearest" and "farthest" location that any FF can occupy under the target clock period. This is relatively easy to map on to the clock skew optimization problem. To understand this, we provide a brief review of the clock skew optimization problem. Given a pair of FF's, and , if the maximum delay of any purely combinational path connecting them is , then the following long-path constraint must hold: (5) where and are the clock skews at FF's and , respectively, and is the target clock period. For a specified clock period, this may be written as a difference constraint [10] as follows: (6) Note that the right hand side of the above equation is a constant since the clock period is a specified value. For a given circuit, one may build a set of difference constraints with one such constraint for every pair of FF's that have a purely combinational path connecting them, and these difference constraints may be represented by a constraint graph. The Bellman-Ford algorithm may be applied to this graph to find the longest path in the graph. The final value associated with each vertex provides the required skew at that vertex and gives one possible set of skews that can achieve the clock period . Note that this is not the only allowable set of skews, since slacks [7] in the arcs of the constraint graph can lead to other allowable solutions. Therefore, the first order of business is to determine bounds on the allowable skews at each FF.
ASTRA initializes all skews to 0 to achieve the minimum range of skews. To obtain the bounding skews we need to initialize all skews to . Now when the Bellman-Ford algorithm [10] is applied to the constraint graph for a specified clock period, the as-late-as-possible 1 (ALAP) skews are calculated for the network. The as-soon-as-possible (ASAP) skews can be obtained by running the Bellman-Ford algorithm on the transpose of this constraint graph [10] (i.e., a graph with the same vertex set as the original graph, but with the edge directions reversed).
These ASAP/ALAP skews can be translated to ASAP/ALAP locations for FF's. These locations can be used to obtain bounds on the retiming variables of the Leiserson-Saxe approach, , associated with the gates in the circuit as illustrated by the following example. Here we use the terms "ASAP locations" to refer to the case when all FF's are as close to the primary input as possible. Similarly the set of ALAP locations has all FF's as close to the primary output as possible. For ASAP locations any available slacks are used to avoid moving a FF in the direction of signal flow, while for ALAP locations they are used to avoid FF motion against the direction of signal flow.
Example: For the circuit in Fig. 3 , the locations for the FF's in the retimed circuit corresponding to the ASAP and ALAP skew solutions are shown in Fig. 3(a) and (b) , respectively. This implies that during retiming, no FF will move across gates G1, G2, G5, G6, G7, G11, and G12; one FF each will move from the input to the output of gates G3 and G4, and either zero or one FF will move from the input to the output 1 The calculation of ASAP and ALAP times is a technique that is routinely used in scheduling in high-level synthesis; see, for example, [11] .
of gates G8, G9, and G10. Referring to Section II-B1) for the definition of the variables, this implies that one may set the following bounds on the variables: 1) 0 for G1, G2, G5, G6, G7, G11, G12 , 2) 1 for G3, G4 , and 3) 0 for G8, G9, G10 . As explained in [7] , FF's that have positive skews are moved in the direction opposite to the signal flow direction, and FF's with negative skews are relocated in the direction of signal flow (see Section II-A1) for a brief explanation). The procedure for finding the ASAP and ALAP locations proceeds along the same lines as in [7] , with a few variations described below. During this procedure, we also generate the bounds on the variables.
When we consider the ASAP locations for the retimed FF's, the aim is to push the FF's as far as possible in a direction opposite to the direction of signal propagation. Therefore, each positive skew FF is moved as far as possible in the direction opposite to the signal flow, and each negative skew FF is moved as little as possible in the direction of signal flow. Therefore, we have the following.
1) For an FF with positive skew that is being moved across a single-fan-out gate against the direction of signal propagation, the skew value after the relocation at input of is set to -delay . If this value is nonpositive, then the ASAP location has been found. For gates with multiple fan-outs, , where is the skew of the FF at the th output, as shown in Fig. 4(a) . 2) For an FF with negative skew that is being moved across a single-fan-in gate in the direction of signal propagation, the skew value after the relocation at output of is set to delay slack , where slack is the slack associated with the output . This slack is defined as the amount by which the delay at output may be increased before it becomes the critical output of ; by definition, the critical output has a slack of zero. If the new skew is nonnegative, then the ASAP location has been found. For gates with multiple fanins, , where is the effective skew of the FF at the th input, as shown in Fig. 4(b) . The ALAP locations can be found analogously with positive skew FF's being moved as little as possible in the direction opposite to the signal flow direction, and negative skew FF's being moved as much as possible in the signal flow direction.
While moving the FF's to ASAP and ALAP locations, subject to the specified clock period , we count the number of FF's that traverse each gate; these lead us to upper and lower bounds, respectively, on the variables for each gate. A FF moving from the inputs to the output of a gate decrements the count by one, while one moving from the output to the inputs increases it by one.
For the ASAP case, we move FF's as far as possible against the direction of signal propagation. In other words, we relocate the largest number of FF's possible from the output to the inputs of a gate. By the definition of the variables, this gives us an upper bound on for the gates. Similarly, the ALAP times are used to relocate the largest number of FF's that can move from the inputs of a gate toward its output, and this gives us a lower bound on the values for the gates in the circuit. Therefore, this procedure provides upper and lower bounds on the variable corresponding to each gate of the form (7) We will refer to as the lower bound for gate and to as the upper bound of gate . 
D. Eliminating Unnecessary Constraints
In this section, we illustrate how the addition of bounds (derived previously) to the LP may be used to reduce the constraint set by removing redundant constraints. Let a constraint in the constraint set of the LP in (4) for Leiserson-Saxe model be where (9) It can be seen from the bounds on and in (7) that . Therefore, if then is also true, and the constraint can be dropped. Thus, the Leiserson-Saxe constraint set can be reduced to the Minaret constraint set where (10) Notice that constraints associated with fixed or immobile gates can be treated as bounds on the other gate and need not be included in . 
E. Reduced Linear Program
We use (8) and (10) to reduce the LP in (4) to the following LP in Minaret subject to (11) where is the reduced variable set in (8) and is the reduced constraint set in (10) . The contribution of the fixed gates to the objective function is a constant and can be ignored for optimization purposes.
F. An Example
The following example illustrates the method and shows how the number of constraints can be reduced using our approach.
Consider the circuit example shown in Fig. 5 . As in the previous examples, we make the assumption that the gates have unit delays. We consider two possible clock periods of two units and three units in this example.
1) When
Units: For a clock period of two units, the list of constraints generated by the approach in [6] is listed below.
Circuit constraints
Period constraints
Note that a) the delay associated with the host node is zero and b) the value of is set to zero as a reference, so that it is not really a variable. Therefore, this is a problem with four variables and eight linear constraints (of which three act as simple bounds). In our approach, for a clock period of 2, we first find the bounding skews. The FF's at the input and output may not be moved, and therefore, the only movable FF is FF1, which is assigned an skew of 2 units. The correctness of this skew value is easy to verify since the only feasible location of FF1 under is two delay units to the right of its current location. Therefore, we find that by using the concept of restricted mobility Since all nodes are fixed, and all the constraints can be dropped, all of the constraints and variables have been eliminated! 2) When Units: With the clock period is set to three units, the list of constraints is
Circuit contraints Period constraints
As before, is set as a reference, giving a problem with four variables (as before) and seven linear constraints (of which three act as simple bounds).
Under our approach, the relocated FF can reside either at the input of gate b, the output of gate b, or the output of gate c. Therefore, we have Using the bounds, we drop all constraints except Therefore, we have reduced the problem complexity to two variables, each with fixed upper and lower bounds and one linear constraint. (Note that upper/lower bound constraints are typically much easier to handle in LP's than general linear constraints; in fact, in many cases, upper and lower bounds are actually helpful in solving the LP.)
IV. A MORE ACCURATE AREA MODEL
If a gate has more than one fan-out with FF's, then we can combine (share) these FF's at the fan-out to reduce the total number of FF's in the circuit. If the gates have fixed delays this sharing does not change the clock period of the circuit. Therefore to accurately model the number of registers needed in a circuit, we need to take maximum register sharing into account. For this purpose, we use the model presented by Leiserson-Saxe in [2] .
This model, as shown in Fig. 6 , introduces a mirror vertex for each gate which has more than one fan-out. Every edge in addition to having a weight , now also has a width . In Fig. 6 , the edge weights are shown above the edges, while the edge widths are shown below the edges. Let us consider a gate which has fan-outs to gates . To model the maximum sharing of FF's, from each fan-out gate 1 , we add a extra edge to the mirror vertex, with weight . where is the maximum weight on any fan-out edge of gate . All the edges from the gate to its fan-outs , and those from the fan-outs to the mirror vertex have a width 1/ , i.e., 1 and 1 for 1 . The original LP in (4) is modified to include the effect of register sharing in this more accurate model. The LP now becomes subject to (12) where and 1 is the set of all the mirror vertexes, and and is the set of constraints due to the mirror vertexes and is called the mirror constraint set. The weight on a constraint of the form is given by . The objective function of the LP in (12) now denotes the increase in the number of FF's assuming maximal sharing of FF's at the output of all gates. The terms for a gate together with the terms of its mirror vertex (if any) represents the number of FF's added when the gate is retimed. The mirror constraints ensure that, even if the algorithm chooses to move one of the shared FF's across a gate, the cost of the remaining FF's will still count as a full FF.
A. Bounds on the Mirror Vertexes
We will now show that the bounds on the value of the mirror vertex can easily be derived from the bounds on the fan-out gates of . Therefore, the algorithm that calculates the bounds need only run on the original circuit model and the mirror vertexes do not need be introduced explicitly in the graph. The mirror constraints for mirror of gate in Fig. 6 (13) To get the upper bound, on the value of the mirror vertex we use the fact from [2] that after optimal retiming the weight on at least one of the edges to the mirror vertex will be zero, i.e., . Therefore i.e.,
i.e.,
Since we have which gives us
Thus, the upper bound is max (14) As in the case of gate variables, we can reduce the Leiserson-Saxe mirror variables set to the Minaret mirror variable set where (15)
B. Eliminating Unnecessary Mirror Constraints
As in Section III-D the Leiserson-Saxe mirror constraint set can be reduced to the Minaret mirror constraint set where
C. Reduced Linear Program
As in Section III-E, we can use the (15) and (16) to obtain a reduced LP under the more accurate area model of this section.
(17) subject to V. MINAREA RETIMING USING MINARET The ideas described so far have been encapsulated in Minaret (MINimum Area RETiming), a minimum area retiming algorithm for large sequential circuits. Minaret consists of three phases of finding the bounds, generating the LP and solving it. Each of these is described in detail in this section.
A. Deriving Bounds on the Variables
As described in Section III-C the bounds are derived by finding the ASAP and ALAP locations of the FF's, using a modified form of ASTRA. An efficient method for calculating all FF-to-FF delays ( 's) required by ASTRA, presented in [12] , is used in Minaret. If the initial locations of FF's satisfy the target clock period all lower bounds must be nonpositive and all upper bounds must be nonnegative (i.e., and ), since is a feasible solution. However, if the target clock period is smaller than the initial period we may be forced to move a FF from the inputs of a gate to its outputs to obtain any feasible (including the ASAP) locations. Thus it is possible to have a negative upper bound. Similarly it is possible to have a positive lower bound if the target clock period is smaller than the initial period. The bounds on the mirror vertexes for all gates with more than one fan-out are derived from the circuit graph as described in Section IV-A.
B. Generating the Linear Program
We now describe how to obtain the reduced LP of Minaret given of (17). The coefficients of the objective function, the constraint set and the circuit constraints in can be obtained directly from the circuit. Since for large circuits (with tens of thousand gates) memory required by the Leiserson-Saxe method of generating period constraints [2] is not practical, we use the method from [6] , which requires only memory. We take advantage of the bounds obtained in Section V-A to modify this method to run faster.
The algorithm in [6] uses a combination of the Dijkstra's algorithm and the Bellman-Ford algorithm. The algorithm works by generating one ( th) row of the and the matrix at a time. An ordered pair , denoted by ( ), is associated with each edge and is used to compute the shortest distance from vertex a source vertex . A heap is maintained for each distinct value of and is indexed by this value. Until all heaps are empty, we extract the node at the top of the minimum index heap using the function pop-min(heap index). The fan-outs of are added to the appropriate heaps if their or values are updated (Bellman-Ford relaxation). At the end of this procedure and . Note that to satisfy a clock period , all we have to do is to ensure that each path whose delay is greater than has at least one FF on it. The number of FF's on any path is monotonic with the path length because negative edge weights are not allowed. Due to the monotonicity of edge weights, if we ensure at least one FF on any subpath, we are assured to have at least one FF on all paths containing this subpath.
This strategy can be used to prune the number of constraints generated as well as the gates examined.
Adding a period constraint from to is one way to ensure at least one FF on all paths from to . This observation presented by Leiserson-Saxe was used in [6] to prune the constraint set. The idea was to add a period edge to only the vertex , reachable from , that satisfies the following:
and on (18) where is a path from to a fan-in of . Thus if the period constraint is added, the fan-outs of need not be relaxed. Similarly if the bounds on the variables guarantee us at least one FF on any subpath, we need not process any path containing this subpath.
At the end of the ASTRA run to obtain the lower bounds all FF's are in the ALAP locations. If the delay of all the gates is not the same, it is possible that retimed circuit obtained by ASTRA with FF's in the ALAP locations may have some purely combinational paths with delays that are more than the target clock period . However in practice, most of the other paths satisfy the target clock period. We will use this observation to further speed up the constraint generation process.
Consider a fixed gate in the circuit at the end of the ALAP run. Now if none of the combinational paths starting at this gate violate the clock period, we have ≥ 1 if . Since we have 1, or . Since gate is fixed , we obtain , which is guaranteed to be true, and hence all constraints starting from fixed gate are redundant, and we do not need to generate them. Thus, we must generate period constraints only from those fixed gates which have at least one purely combinational path starting from it with delay more than the clock period. Let us call this set . The pseudocode presented at the bottom of the page explains how we use the bounds on the variables to generate the reduced constraint set efficiently.
C. Solving the Linear Program
Like (4) the LP in (17) is also a dual of a minimum cost network flow problem. We found that it could be solved very efficiently using the network simplex algorithm from [13] . The network simplex method is a graph-based adaptation of the LP simplex method which exploits the network structure to achieve very good efficiency. The upper and lower bounds on the variables provide a initial feasible spanning tree. This tree has two levels only, with the host node as the root and all other nodes as leaves. To prevent cycling we construct the initial basis to be strongly feasible by using the appropriate bound (upper or lower) to connect a node to the root (host node). It is easy to maintain strongly feasible trees during the simplex operations, and details are given in [13] .
Using the first eligible arc pivot rule with a wraparound arc list from [14, p. with more than 57 000 variables and 3.6 million constraints in about 2.5 min.
VI. EXPERIMENTAL RESULTS
We now present area minimization results on circuits in the ISCAS89 benchmark suite, subject to a given clock period. We assume that all gates have a unit delay, although we emphasize that the algorithm is applicable when gates have nonunit delays. The target clock period is set to be the minimum achievable clock period for the circuit under retiming and is calculated using ASTRA. Therefore, the results show the smallest number of FF's for the best clock period for all circuits. Since we did not have access to large circuits (>20 000 gates) we created some large circuits (myex1-myex5) by combining circuits from the ISCAS89 benchmark suite.
We present the results in two tables. Table I presents measures of the quality of minimum area retiming in the circuits. For each circuit, the number of gates , the final number of FF's in the circuit from both ASTRA ( ) and Minaret ( ), and the CPU time of Minaret are shown. Also shown are two metrics on the circuits:
, the percentage of gates found to be fixed and , the average mobility, i.e., the average value of ( ) over all gates in the circuit. Since gives the range in possible values (or mobility) of , is a measure of the average mobility in the circuit. The number of FF's both in ASTRA and Minaret are obtained under the more accurate area model of Section IV, after taking into account the maximum sharing of FF's at all nodes (including primary inputs) in the circuit. The execution times are in seconds on a DEC AXP system 3000/900 workstation, and includes the time spent in getting the bounds, generating the LP and solving it.
For most ISCAS89 circuits was less than unity and the average over all ISCAS89 circuits was about 0.7. The percentage of fixed nodes varied from being as high as 95% to being below 1% (for s38417). We observed that circuits with a small critical part (perhaps a cycle in the retiming graph) and most gates being off the critical paths in the timing graph result in high values of . We note that these circuits are not very well suited for retiming since the small critical parts of the circuit restrict the rest of the circuit from achieving better clock periods. The CPU time depends on the the number of gates in the circuit , the average mobility and . In [6] the circuit s38584 needed 38 h of CPU time while Minaret could retime it in about one minute. We point out, though, that such a comparison is not entirely fair since a) the results are generated on different platforms and b) the circuits used in [6] are modified ISCAS89 benchmarks and have a much smaller number of gates. For example s38584 has 7882 gates in [6] while it has 19 253 gates in this work.
In Table II we compare the size of the LP for Minaret and the original problem by presenting the number of variables and constraints for both methods. The number of variables include both the gate and mirror variables. The number of constraints in Minaret also include the upper and lower bounds. The number of constraints in the original method are obtained by using the pruning strategy of [6] . The reduction in the number of constraints in Minaret depends on the average mobility and . However, since the original constraints are generated after some pruning itself, the reduction is affected by other factors as well. Table II also presents the breakup of the CPU time (in seconds) in terms of the time spent in using ASTRA to arrive at the bounds for the variables ( ), the time spent in generating the LP of (17) ( ) and the time needed to solve this LP by the network simplex method ( ).
depends on the number of gates and FF's in the circuit and the average mobility, , of the circuit. Phase A of ASTRA is dependent on the number of gates for obtaining the FF to FF delays and on the number of FF's for the Bellman-Ford runs. The CPU time taken for phase B of ASTRA depends on , since gives a measure of how many retiming moves (or movement of FF's across gates) are performed in phase B.
is most strongly influenced by the number of flexible gates, i.e., , which is equal to the number of rows of and matrices we need to generate. It is also influenced by in that it determines the number of gates processed for each row of and matrices. depends on the size of the LP in terms of the number of variables and constraints.
VII. CONCLUSION
A fast algorithm for minarea retiming large circuits has been presented. The contributions of this work are twofold. First, it reconciles the Leiserson-Saxe algorithm with the ASTRA algorithm and shows the relation between these two. Second, it utilizes this relationship to good purpose by modifying the ASTRA algorithm to make available information from the skew-retiming equivalence that is of great benefit in solving the minarea retiming problem under the Leiserson-Saxe framework.
Experimental results on benchmark circuits in the ISCAS89 benchmark suite have been presented, and the procedure is seen to give good benefits. The number of variables and the number of constraints were dramatically reduced in most cases. The entire ISCAS89 benchmark suite could be retimed in minutes. This works shows that it is possible to perform minarea retiming on large circuits in a reasonable amount of time.
Even though the average mobility is high and the fraction of fixed gates is low for the large circuits we created, we are still able to retime them in very reasonable amount of time. Because of the various pruning techniques used in Minaret the number of constraints grows at a far slower rate than . Minaret also has a reduced memory requirement since a significant number of constraints are not stored. We found that for large circuits having constraints in millions, the memory requirement becomes a bottleneck. The reduction in the number of constraints also reduces both the problem generation and the problem solution time. To the best of our knowledge, no other retiming algorithm incorporates pruning methods to reduce the number of variables. This reduction in the number of variables significantly reduces the problem generation time. Notice that due to the presence of mirror vertexes the number of variables can be up to twice the number of gates in the circuit. Hence, the reductions in the number of variables and constraints provided by Minaret are important to retime large circuits.
